October 7, 2016

SEMICONDUCTOR DEVICE HAVING A SEALING LAYER COVERING A SEMICONDUCTOR MEMORY UNIT AND A MEMORY CONTROLLER