May 2, 2018

SEMICONDUCTOR MEMORY DEVICE HAVING CONTROLLER CONFIGURED TO EXECUTE AN INTERVENING OPERATION AFTER A PROGRAM OPERATION AND BEFORE A VERIFY OPERATION FOR THAT PROGRAM OPERATION